Notice of References Cited Application/Control No. 09/072,959 Examiner George Fourson Applicant(s)/Patent Under Reexamination PAN, PAI HUNG Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	U	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Ι	US-			
	_	US-			
	J	US-			
	K	US-			
	┙	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Ø					
	R					
	Ø					
	Т					

NON-PATENT DOCUMENTS

	Boomento						
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
*	U	Davari, et al., "A Variable-Size Shallow Trench Isolation (STI) Technology With Diffused Sidewall Doping for Submicron CMOS", IEEE IEDM (1988), pp.92-95					
*	>	Blumenstock, K., et al., "Shallow Trench Isolation for Ultra-Large-Scale Integrated Devices", J. Vac. Sci. Technol., B 12(1) (Jan/Feb 1994), pp.54-58					
	w						
	х						

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.